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As one of the most important members of the two dimensional chalcogenide family, molybdenum
disulphide (MoS2) has played a fundamental role in the advancement of low dimensional electronic,
optoelectronic and piezoelectric designs. Here, we demonstrate a new approach to solid state synap-
tic transistors using two dimensional MoS2 floating gate memories. By using an extended floating
gate architecture which allows the device to be operated at near-ideal subthreshold swing of 77
mV/decade over four decades of drain current, we have realised a charge tunneling based synaptic
memory with performance comparable to the state of the art in neuromorphic designs. The device
successfully demonstrates various features of a biological synapse, including pulsed potentiation and
relaxation of channel conductance, as well as spike time dependent plasticity (STDP). Our device
returns excellent energy efficiency figures and provides a robust platform based on ultrathin two
dimensional nanosheets for future neuromorphic applications.
Understanding the complexities in the functioning of
the human brain has been one of the foremost challenges
in the field of neuroscience. Among the several proposed
models, only a few can explain the operation of a human
brain and that too for a very limited set of functional-
ities[1–3]. From an electronic point of view, the compu-
tational architecture of a brain is vastly different from
that of a traditional von Neumann architecture based
system[4,5]. This has led to the emergence of neuromor-
phic computation schemes[6–10]. Current computation
follows an architecture where processing and storage of
data is handled by separate entities whereas in neuro-
morphic computation, processing and storage of data is
handled by a single element which acts as the electrical
analogue of a synapse. Mimicing the functionality and
density of synapses in the brain would lead to a mas-
sive reduction in energy consumption and immensely en-
hance computational capabilities like parallel processing.
Given the high density of synapses required, traditional
silicon based devices which are plagued by power dissi-
pation and short channel effects are rendered unsuitable
for scalable neuromorphic applications[11,12]. This makes
ultrathin two dimensional materials a perfect candidate
for the active element of a synaptic transistor given their
immunity to short channel effects and excellent gate cou-
pling at nanometer length scales[12,13].
Biologically, a synapse functions by changing its con-
ductivity based on the sequence of synaptic pulses it re-
ceives. This is accomplished by varying the concentration
of neurotransmitters or chemical stimulants which con-
trol the conductivity of the junction between two neu-
rons[14]. An ideal synaptic transistor must possess the
‡e-mail:tathagata@iisc.ac.in, arindam@iisc.ac.in
twin qualities of being a non-volatile memory while incul-
cating a learning based mechanism to deduce its conduc-
tance from the history of applied inputs[15–30]. A consid-
erable amount of literature currently exists on transition
metal oxide based synaptic devices in both two terminal
memristor and three terminal transistor geometry[17,20].
However, oxides in general have a large band gap and re-
quire ionic liquid gating which diminishes the long term
usability of these devices because of the short lifetime of
most liquid gates. Furthermore, most of these devices
utilise some form of electrochemical reaction to alter the
concentration of an ionic species, and hence the channel
conductance, making them very sensitive to environmen-
tal conditions like humidity, temperature etc.[20]. The
requirement of a liquid gate can be avoided by substitut-
ing the transition metal oxide with a chalcogenide like
molybdenum disulphide (MoS2) because of its compar-
atively lower band gap and better coupling to metallic
gates[12]. MoS2 has already been used as an active ele-
ment in high quality non-volatile memory cells with high
ON/OFF ratio[31–34] and appears to be a prime candi-
date for a complete solid state based synaptic transistor.
It is a scalable semiconducting platform, with a layer de-
pendent bandgap in the visible range[35–37], exhibits a
respectable carrier mobility (1-30 cm2/Vs) and displays
unique transport properties like variable range hopping,
percolative switching and valleytronic effects[38–45].
However, the current architecture of floating gate (FG)
memory with MoS2 is not conducive for realistic neuro-
morphic applications as it needs large gate voltage pulses
(∼ 30 V) in three terminal geometry[31] while a large en-
ergy dissipation per pulse is observed when the device is
operated in two terminal mode[46]. In this paper, we have
addressed this difficulty by adopting an extended FG de-
vice architecture for the MoS2 FET. Owing to its two-
dimensional nature, MoS2 can be readily inserted in a
planar floating gate (FG) architecture, where one or more
ar
X
iv
:1
90
4.
03
38
7v
1 
 [p
hy
sic
s.a
pp
-p
h]
  6
 A
pr
 20
19
2metallic layers (the FGs) act as temporary storage of
charge induced by a global back or top gate[31,46,47]. FG
memory devices have been deployed in MOS architecture
for a considerable period of time, where the tunneling of
charge between the channel and the FG enables storage
of information[48,49]. With improvements in fabrication
techniques for two dimensional systems, it is possible to
create a two dimensional analogue of a FG memory by
stacking different van der Waal layered materials on top
of each other in an atomic lego or heterostructure[50].
We incorporate this idea in our work and demonstrate
the performance of a floating gate memory device with
MoS2 as the active element. We have implemented an
extended graphene FG in our devices enabling us to im-
prove the gating efficiency which consequently leads to
an almost ideal subthreshold swing and reduces the re-
quired drain bias and switching pulse for stable memory
action. These benefits extend to neuromorphic applica-
tions leading to a reduction in the pulse heights required
for long term potentiation and depression of the channel
which reduces the stress on the gate dielectric while im-
proving the integrability of the device with current neuro-
morphic systems. The FG and the channel are separated
by a hexagonal boron nitride (hBN) tunnel barrier which
controls the charge transfer between them, enabling us to
tune the channel conductance. Distinct from previous re-
ports of MoS2 based synaptic memtransistors, which uti-
lized bias induced motion of defect states in CVD (chem-
ical vapour deposition) grown thin films to demonstrate
the effect[18], here we explore the possibility of controlled
charge tunneling mediated multiple conductance states
and synaptic activity in defect-free exfoliated MoS2 lay-
ers. Using an extended FG architecture, we demonstrate
hysteretic switching at near ideal subthreshold swing (77
mV/dec) in a trilayer stack of MoS2, hBN and graphene.
We establish quantitatively that the hysteresis is caused
by charge tunneling through hBN, and exploit the same
to emulate spike time dependent plasticity at energy dis-
sipation below 0.3 pJ.
The experiments were performed on a heterostructure
of mechanically exfoliated flakes of MoS2, hBN and sin-
gle/few layer graphene placed on a conventional p++-
Si/(285 nm)SiO2 substrate (Figure 1(a)) (details of de-
vices used provided in Supplementary Table S1). Indi-
vidual layers were first exfoliated separately, searched un-
der an optical microscope for suitable flakes using opti-
cal contrast and characterized by Raman spectroscopy
for MoS2 and graphene (see Supplementary Figure S1).
The thickness of the hBN flake (≈ 5 nm - 7 nm) was ob-
tained via AFM measurements (see Supplementary Fig-
ure S2). We fabricated the heterostructure (Figure 1(b))
using a dry transfer method in an optical microscope
with precision rotation and translation stages which as-
sisted in the alignment of the individual layers[51]. Elec-
trical contacts were defined using electron beam lithog-
raphy followed by metallization via thermal evaporation
of Cr(5 nm)/Au(50 nm). The extended FG was fabri-
cated by lithographically connecting the graphene layer
to a large area floating gold pad as shown in Figure 1(c).
The use of hBN as the intermediate layer was prompted
by its excellent dielectric properties in the single crys-
talline form and large band gap (∼ 6 eV), which al-
lows a controlled charge tunneling while reducing unin-
tentional leakage of charge and providing a defect free
substrate for the MoS2 channel
[52–56]. Extension of the
floating gate increases the total area of the SiO2 capac-
itor (≈ 45000 µm2, the area of the FG) which results in
C1 ≫ C2 in Figure 1(c), where C1 and C2 are the SiO2
(≈ 5.72 pF) and hBN (≈ 5.9 fF) capacitance respectively.
This increases the effective Si++ - channel capacitance to
that across the hBN layer only.
Figure 1(d) and (e) demonstrates the back gate trans-
fer characteristics observed in the extended floating gate
MoS2 synaptic transistors. The threshold voltage is lower
for the forward sweep (solid line) and higher for the re-
verse sweep (dashed line) leading to an anti-hysteretic
transport. Additionally, the hysteresis window is sweep
range dependent. We see a continuous decrease in the
hysteresis window size (defined by the difference between
the threshold voltage for the reverse and forward sweep)
from ≈ 11 V for the largest sweep range of ≈ 18 V (Fig-
ure 1(e)) to a hysteresis-free transport for sweep ranges
below ≈ 6 V (Figure 1(e)). From Figure 1(d), we ob-
serve that the entire hysteresis window can be located at
any chosen range of gate bias by changing the center of
the back gate sweep range. The top and bottom panel
in Figure 1(d) show hysteresis windows centered about
a negative and positive gate bias, respectively, with one
centered about zero gate bias depicted in Figure 1(e).
Hence, we see hysteresis even when the back gate voltage
is either positive, negative or changing between positive
and negative values during the sweep (Figure 1(d),(e)).
This is important since a control over the threshold volt-
age is an essential component in designing a power ef-
ficient FET[57–59]. Figure 1(f) compares the subthresh-
old slope for five devices with varying configurations of
the FG. Devices with an extended FG (D1, D2 and D3)
demonstrate an almost ideal subthreshold slope of ≈ 80
mV/decade which increases to ≈ 300 mV/decade on re-
moving the extension of the FG (D9) while devices with
no FG (D10) operate at an even larger subthreshold slope
of ≈ 1000 mV/decade. Capacitance engineering via ex-
tension of the FG leads to faster ON/OFF transitions
with improved energy efficiency, both of which are of con-
siderable importance in neuromorphic applications (Sup-
plementary section II).
To explain the hysteresis in these devices, we postulate
a charge trapping mechanism as shown in Figure 1(g).
Starting from an initial flatband condition at zero back
gate bias, i.e. Vg= 0 V, we increase Vg leading to an elec-
tron doping in MoS2. Some electrons tunnel through the
hBN into graphene (indicated by black arrow pointing in
the direction of charge transfer in Figure 1(g) (panel II))
leading to a screening of the gate voltage as indicated
in panel II. On decreasing the gate bias, this screening
3MoS2
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FIG. 1: Device structure and electrical characterisation. Optical micrograph of a typical device (a) and a schematic repre-
sentation of the same (b). (c) Representative image of the gate capacitance circuit. C1 and C2 are the FG - Si
++ (across the
SiO2 dielectric) and FG - channel (hBN) capacitance respectively. FG is the large area metallic floating gate connected to the
graphene layer. (d) Anti-hysteretic transfer characteristics in extended floating gate devices. We can control the position of the
hysteresis window by changing the center of the gate voltage sweep range. (e) Back gate sweep range dependence of observed
antihysteresis. (f) Comparison of subthreshold slope for devices with different FG configurations. D1, D2 and D3 are devices
with an extended FG, D9 has no extension of the FG and D10 is a device without a FG (device details in Supplementary
Table S1). The values of the subthreshold swing are mentioned in units of mV per decade beside the respective plots. The
plots have been shifted horizontally for clarity. Transfer characteristics for D1, D2, D3 and D9 were performed at a Vsd =
50 mV while that for D10 is obtained at Vsd = 10 mV. (g) Schematic demonstrating the transport mechanism in the MoS2 FG
devices. Black arrows depict the direction of flow of charge during the potentiation and depression cycles between the FG and
channel MoS2. e
− and h+ denote electron and hole respectively.
enables us to attain the flatband condition or OFF state
at a value of Vg > 0 V (panel III of Figure 1(g)). Further
decreasing the gate bias leads to a tunneling of electrons
from graphene to the MoS2 layer (or equivalently holes
from the MoS2 to graphene layer) (panel IV and V of
Figure 1(g)). The positive charge on the graphene layer
now screens the negative gate bias as shown in panel
V of Figure 1(g). Like the positive bias condition, this
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FIG. 2: Pulsed potentiation and depression in MoS2 FG devices. (a) Time series data of drain current (Isd) for potentiation
(negative) and depression (positive) pulses. The absolute and percentage change in drain current is indicated in the respective
sections. We use a pulse height of -4V and +3V for potentiation and depression respectively. Pulse width in both cases is 100
ms. The initial current values for potentiation (second panel from top) and depression (bottom panel) are different since the
depression measurements were performed after a set of potentiation pulses had been applied which led to an increase in the
channel conductance. Change in channel conductance for multiple potentiation and depression pulses for a device with (b) and
without (c) an extended FG respectively. In the figures, pulses 1 to 12 and 25 to 36 are potentiation pulses while pulses 13
to 24 and 37 to 48 are depression pulses. Different potentiation and depression curves are obtained by varying the drain bias
which is mentioned in volts beside the respective plots. Pulses used are similar to those in subsection (a) of this figure. (d)
Repeatability of synaptic plasticity demonstrated for 20 cycles of potentiation (-3 V) and depression pulses (+3 V). Comparison
of potentiation effect for different pulse heights at constant pulse width (e) and for different pulse widths at constant pulse
height (f).
5screening leads to the flatband condition at an effective
negative bias when we start the forward run resulting in
the anti-hysteretic transfer characteristics. The sweep-
rate independence (Supplementary Figure S4) and range-
tunability of the anti-hysteresis (Figure 1(d) and (e)) sug-
gests (nearly) relaxation-free charge transfer between the
channel and the FG which is facilitated by crystallinity
of the hBN layer and atomically pristine van der Waals
interfaces.
The plasticity of vertical charge transfer in the MoS2
floating gate device allows non-volatile conductance
change under pulsed gate operation. This behaviour is
analogous to biological synapses where the application
of an excitatory or inhibitory pre-synaptic pulse has the
effect of increasing or reducing the conductance of the
synapse respectively. In this case, the gate acts as the
pre-synaptic terminal and controls the conductance of
the MoS2 channel/synapse using a sequence of pulses.
The increase and decrease in conductance are known
as potentiation and depression of the synapse respec-
tively. This is performed by applying short time pe-
riod (0.1 s) voltage pulses at the gate terminal while si-
multaneously tracking the change in drain current. The
channel conductance continuously increases for every ex-
citatory pulse (−4 V pulse in top panel of Figure 2(a))
following an approximately linear pattern and decreases
on application of an inhibitory pulse (+3 V pulse in the
third panel from top of Figure 2(a)). Figure 2(b) and
(c) compares the nature of synaptic response in devices
with and without an extension of the FG respectively.
Starting from the rest condition a set of twelve excita-
tory pulses (−4 V pulse height and 0.1 s pulse width)
followed by twelve inhibitory ones (+3 V pulse height
and 0.1 s pulse width) were applied at the gate termi-
nal twice and the change in drain current was recorded
after each pulse. The device with an extended FG (D4)
shows a considerable change (≲ 80%) in channel conduc-
tance (Figure 2(b)), while a negligible change is observed
(≲ 2%) in the device without an extended FG (D9) (Fig-
ure 2(c)). The current values plotted in Figure 2(b) and
(c) shows the average current over a period of one second
after the pre-synaptic pulse has been removed and the
channel conductance has settled down to its final value
(see Supplementary Section IX). The long term plastic-
ity is robust and persists even after a large number of
potentiation and depression cycles which was limited to
20 in the current experiment (Figure 2(d)). We observe
potentiation and depression curves similar to previously
reported synaptic devices[15–20,22] although the shape of
the excitatory post-synaptic current (Isd vs time plots
in Figure 2(a)) in our case is different from that ob-
served in previous reports [15–17,20–22]. As a result of
the unique transport mechanism of these devices, we ob-
serve low conductance values during the time period of
an excitatory (potentiation) pulse while higher values of
conductance are seen during an inhibitory (depression)
pulse (Figure 2(a)). Additionally, the inhibitory nature
of positive gate voltage pulses leads to negative values for
the short term plasticity based paired-pulse facilitation
(PPF) index (see Supplementary Section X for details).
We find that pulses of similar time period but larger mag-
nitude produce a larger change in conductance. This is
illustrated in Figure 2(e) for multiple potentiation cy-
cles. A similar effect is observable on increasing the time
period of the pulse while keeping the magnitude same
(Figure 2(f)).
For a quantitative analysis of the change in Isd during
both potentiation and depression pulses, we consider the
bi-directional tunneling of charge across the hBN layer.
As discussed in Figure 1(g), the channel conductance
varies due to the tunneling of charges in or out of the
channel through a hBN tunnel barrier. In Figure 3(a),
we plot the absolute value of charge transferred per ex-
citatory (−4 V) or inhibitory (+3 V) pulse for the device
D4. This is computed by finding the effective gate bias
necessary to induce the change in drain current (∆Isd)
observed for a single potentiation/depression of the chan-
nel. The magnitude of charge exchanged during a poten-
tiation or depression event can be estimated from ∆Q =
∆Vg ×Cself where ∆Vg = ∆Isd/gm with gm the transcon-
ductance and ∆Vg the effective change in gate voltage for
a single pre-synaptic pulse. Here, Cself (≈ 80√AFG),
0 and AFG are the self-capacitance of the FG, permit-
tivity of free space and area (≈ 45000 µm2) of the FG,
respectively. The computed values of ∆Q for the poten-
tiation and depression cycles depicted in Figure 2(b) (Vsd
= 0.01 V) are shown in Figure 3(a). We find ∆Q to be
reasonably constant, being ≈ 2×10−16 coulomb per pulse.
To estimate the tunneling current (Itunnel), we assume
Fowler Nordheim type electric field dependent tunneling
in our devices as reported previously[60] for hBN tunnel
barriers. The tunneling current is given by
Itunnel(V ) = Achq3mV 2tunnel
8pihφbd2m∗ exp[−8pi
√
2m∗φ 32b d
3hqVtunnel
] (1)
where Ach is the channel area and φb the barrier height
for tunneling. The effective electron mass for hBN,
m∗ = 0.26×m, where m is the free electron mass. Here, h
and q represent the Plank’s constant and electron charge,
respectively, while d ≈ 5.8 nm is the thickness of the
hBN layer (see Supplementary Figure S2). The barrier
height (φb) is computed from the device band structure
using known values for the work function of graphene
and MoS2 along with the electron affinity and band gap
of hBN as shown in Figure 3(b)[31]. We find a barrier
height of 3.1 eV for potentiation which involves trans-
fer of holes from MoS2 to FG and 2.6 eV for depression
which involves transfer of electrons (Figure 3(b)). In Fig-
ure 3(c) we have plotted the tunneling charge (Itunnel×
pulse width), calculated from Eq. 1 for both potentia-
tion and depression as a function of the tunneling bias
(Vtunnel). Vtunnel for the current devices are obtained by
graphically solving Eq. 1 for known values of the tunnel-
ing charge from Figure 3(a), which yields the potential
60 5 10 15 20 25 30 35 40 45 50
10
-18
10
-17
10
-16
10
-15
10
-14
 potentiation
 depression

Q
 (
C
)
pulse number
D4
210
-16
 C
0 1 2 3 4 5
10
-20
10
-18
10
-16
10
-14
10
-12
10
-10
210
-16
 C
Depression
Potentiation
Depression

Q
 (
I tu
n
n
e
l *
 p
u
ls
e
 w
id
th
) 
(C
)
V
tunnel
 (V)
Potentiation
2.61 V
3.36 V
-6 -4 -2 0 2 4 6
-10
0
10
20
30
40
50
60
2.5 V
I s
d
 (
n
A
)
V
g
 (V)
3.52 V
D4
a
b
c d
Φb (depression)
(2.6 eV)
EF
Graphene
hBN
MoS2
Φb (potentiation)
(3.1 eV)
h+
e-
FIG. 3: Quantitative analysis of charge transport. (a) Graph depicting the tunneling charge as a function of pulse number for
both potentiation and depression of channel conductance. (b) Schematic showing the tunnel barriers for tunneling of electrons
(φb (depression)) and holes (φb (potentiation)). (c) Plot of the tunneling charge obtained using Fowler Nordheim theorem as
a function of Vtunnel. The effective tunnel bias in the current device is obtained by finding the value of Vtunnel corresponding
to the average charge transferred per pulse. (d) Device transfer characteristics with markers indicating the difference between
the threshold voltage and the extreme gate bias applied for both forward and reverse sweep directions.
across the hBN layer to be 3.36 V and 2.61 V for poten-
tiation and depression events respectively (Figure 3(c)).
To verify this, we measure the effective bias across the
hBN tunnel barrier (denoted by the difference in Fermi
level between the graphene and MoS2 layers in panel V
(potentiation) II (depression) in Figure 1(g)) from the
device transfer characteristics (Figure 3(d)). The tunnel-
ing voltage for potentiation (depression) is given by the
difference between the threshold voltage for forward (re-
verse) sweep and the excitatory (inhibitory) pulse height.
This method yields Vtunnel values of 3.52 V for potenti-
ation and 2.5 V for depression (Figure 3(d)), which are
similar to those obtained from Fowler Nordheim mod-
elling (Figure 3(c)), confirming the charge tunneling me-
diated synaptic behaviour in our devices. Since the
synaptic activity originates from the tunneling of charges
between the channel and the FG, we also observe synaptic
plasticity in a two terminal geometry. However, the de-
vice operates at large current levels (≈ few µA) making it
energetically unfavorable for neuromorphic applications
(see Supplementary Section VIII for details).
Apart from the systematic modification of channel con-
ductance in response to pre-synaptic pulsing, synaptic
memories are also meant to follow specific learning mech-
anisms which guide their response to a train of applied
pulses. Here, we demonstrate a very common learning
process of the human brain known as spike time depen-
dent plasticity (STDP) using the current device[61–63].
In this case, the conductivity of the synapse is a func-
tion of the time difference between the pre and post
synaptic pulses. This is performed using a mapping
function which converts the time difference between the
pulses to the magnitude of pre-synaptic pulse applied.
The experimental procedure followed is demonstrated
in Figure 4(a) and is similar to the process detailed in
Ref. [16] (see Supplementary material section V & VI
for more details). Depending on the mapping function
used (details provided in Supplementary section VI), we
obtain synaptic responses which are symmetric (sym-
metric STDP) (Figure 4(c)) or asymmetric (asymmetric
STDP) (Figure 4(b)) with respect to the time difference
between the pre and post synaptic pulses. To demon-
strate the effect, we have plotted the percentage change
in channel conductance ∆G% with the time difference
∆t. ∆G% is given by
∆G% = Gfinal −Ginitial
Ginitial
× 100% (2)
where Gintial and Gfinal are the channel conductance
before and after the application of the synaptic pulse
respectively. We observe large changes in the synaptic
weight for small time differences between the pre and
post synaptic pulse in both types of synaptic learning
(Figure 4(b) and (c)). For the asymmetric case (Fig-
ure 4(b)), we see a sharp decrease in channel conductance
7-6 -4 -2 0 2 4 6
-100
0
100
200
300

-
= 0.6 s
t (s)

G
%
 0.01 V
 0.05 V

+
= 0.34 s
D5
-15 -10 -5 0 5 10 15
-100
0
100
200
300
t (s)

G
%
 0.01 V
 0.05 V
D5
-4 -2 0 2 4
0
1
2
3
V
o
u
t (
V
)
t
pre
 (s)
-6 0 6
-6
0
6
V
p
re
 (
V
)
t
pre 
(s)
0 V
Multiplexer
Vpre Vpost
Vout
Vsd
-6 0 6
0.0
0.6
V
p
o
s
t (
V
)
t
pre
 (s)
0.1 s
c
b
a
FIG. 4: Demonstration of synaptic plasticity. (a) Schematic
depiction of the circuit used for performing spike time depen-
dent plasticity (STDP) experiments. Demonstration of asym-
metric (b) and symmetric (c) spike time dependent plasticity
in MoS2 based synaptic transistors. Black lines in (b) are
exponential fits to asymmetric STDP plots.
Re
f 2
3 
Re
f 2
4
Re
f 2
6
Re
f 2
7 
Re
f 1
5
Re
f 2
8
Re
f 2
0
Re
f 2
9
Re
f 1
7
Th
is 
wo
rk 
po
ten
tia
tio
n
Th
is 
wo
rk 
de
pre
ss
ion
10-8
10-5
10-2
101
M
oS
2
M
oS
2
α
-M
oO
3
PE
D
O
T:
PS
S/
PE
I
α
-M
oO
3
PE
O
/P
3H
T
Zn
O
x
W
Se
2
C
ar
bo
n 
na
no
tu
be
p-
Si
In
di
um
 z
in
c 
ox
id
e
20
 p
J
0.
31
 p
J
0.
16
 p
J
10
 p
J
0.
2 
pJ
1 
fJ0.
03
 p
J
35
 p
J
7.
5 
pJ45
 p
J
10
 p
J
En
er
gy
 d
is
si
pa
tio
n 
(p
J)
10-5 10-3 10-1 101
10-5
10-3
10-1
101
103
En
er
gy
 d
is
si
pa
tio
n 
(E
) (
pJ
)
pulse width (tpulse) (s)
 potentiation (-4 V)
 depression   (3 V)
0.02 pJ
100 µs
Vsd=0.01 V D4
a
b
FIG. 5: Energy dissipation in MoS2 FG devices. (a) Energy
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for a non causal event, i.e. ∆t < 0, while there is a sharp
increase in conductivity for a causal event, i.e. ∆t ≥ 0.
To obtain a time constant for the potentiation and de-
pression pulses we fit an exponential to the STDP data
in Figure 4(b) (black solid lines) as follows[62]
∆G∝ ⎧⎪⎪⎨⎪⎪⎩exp(−
∆t
τ+ ), if ∆t ≥ 0− exp(∆t
τ− ), if ∆t ≤ 0 (3)
τ+ and τ− denote the characteristic scale of time differ-
ence between the pre and post synaptic pulses for which
there is a considerable change in the synaptic weight.
For the current device we find these values to be 0.34 s
and 0.6 s for potentiation and depression pulses respec-
tively. These values can be tuned by changing the map-
ping function (Supplementary section VI). For the sym-
8metric STDP case (Figure 4(c)) we find that the channel
conductivity depends only on the absolute time differ-
ence between the synaptic inputs ∣ ∆t ∣. The change in
channel conductivity is ≈ 100% leading to a very robust
demonstration of spike time dependent learning which is
independent of the applied bias (Figure 4(b) and (c)).
To evaluate the energy efficiency of the our synaptic
transistor, note that the energy dissipated for a single
pulse is given by
E = Isd × tpulse × Vsd (4)
where Isd is the average current during the pulse, tpulse is
the time period of the pulse and Vsd the drain bias. Fig-
ure 5(a) plots the energy dissipation as a function of pulse
width for both potentiation (−4 V pulse height) and de-
pression (+3 V pulse height) pulses at a drain bias (Vsd)
of 0.01 V for the synaptic device D4. Since the chan-
nel conductance is lower during a potentiation pulse and
higher during a depression pulse, we observe a higher en-
ergy loss during depression (Figure 5(a)). The observed
energy dissipation ≈ 20 pJ per pulse for depression is sim-
ilar to synaptic devices previously reported[15,17,20,23–30]
(Figure 5(b)). Notably, this is about five decades lower
than similar devices operated in two terminal geometry
(≈ 1 µJ per pulse for same pulse duration)[46] and ∼ 1− 2
decades lower than complementary MOS devices[20,64].
We also note that the energy dissipation in our devices
scale linearly with pulse width (Figure 5(a)) leading to a
decrease in energy consumption for lower values of tpulse
(Eq. 4). For our MoS2 based synaptic transistor, we find
that the extrapolated energy dissipation for a pulse width
of ≈ 100 µs is ≈ 20 fJ (indicated in Figure 5(a)), which is
comparable to that in Ref. [15], reiterating the benefits
of using TMDC based synaptic transistors for enhanced
power efficiency. Additionally, we now know that both
in-plane and cross-plane charge and heat transport in van
der Waals heterostructures are strongly temperature de-
pendent and can be tuned accurately with external elec-
tric fields.[37,65] This allows a holistic integration of trans-
port layer, heating layer and floating gate in a bottom up
fashion,[66] opening up a wide range of possibilities in-
cluding the implementation of biorealistic neuromorphic
realizations for example, by electro-thermal pulsing in a
second order memristor.[67]
In conclusion, we have successfully fabricated a
charge-tunneling based synaptic transistor using ultra-
thin molybdenum disulphide channels. Repeated po-
tentiation and depression of the channel conductance is
demonstrated along with spike timing dependent synap-
tic plasticity while maintaining a desirable energy ef-
ficiency. We provide a new framework for solid state
synaptic devices free of electrochemical reactions which
may be utilised in future neuromorphic applications.
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I. Devices used
TABLE S1: Details of various MoS2 FG devices fabricated
Device name thickness of hBN (nm) channel length (µm) channel width (µm)
D1 5.9 0.85 0.82
D2 6.4 0.65 1.05
D3 6.7 0.43 0.47
D4 5.8 0.53 0.95
D5 5.8 0.6 0.95
D6 6 0.9 0.47
D7 7 0.75 0.83
D8 8.5 0.8 1
D9 (without extended FG) 7.5 0.8 2.3
D10 (without FG) 4 1 1.1
II. Subthreshold Swing
One of the key factors limiting the performance of FETs is the subthreshold swing. It is given by inverse of the
amount of gate bias required to change the drain current by one decade and generally determines how fast a transistor
switches. The subthreshold swing (S) maybe represented as
S =
∂Vg
∂(log10Isd)
=
∂Vg
∂ψs
∂ψs
∂(log10Isd)
(1)
where Vg is the gate bias, Isd the drain current and ψs the surface potential in the channel. The second term
∂ψs
∂(log10Isd)
is theoretically pegged at a value of 60 mV/decade at room temperature while the first term
∂Vg
∂ψs
also known as the
body factor is given by
∂Vg
∂ψs
= 1 +
Cs
Ceqv
(2)
This relation arises because we can picture the capacitive gate circuit as a series combination of capacitor Ceqv the
equivalent gate capacitance and Cs the surface capacitance which is the quantum capacitance of the channel. For
the case of a MoS2 device fabricated on SiO2, Ceqv would be the capacitance of the SiO2 dielcetric. However, as
observed in the main text, the equivalent capacitance for our extended floating gate structure is the capacitance of
the hBN dielectric. Due to the two dimensional nature of a hBN dielectric ( thickness ≈ 10 nm), the capacitance
is much larger when compared to an SiO2 capacitor of the same area since the thickness of the SiO2 dielectric is ≈
285 nm. Hence, the application of an extended floating gate effectively allows us to use the hBN dielectric as the
back gate rather than the (285 nm) SiO2. From Eqn. 2 it is clear that higher the equivalent capacitance, lower is the
value of subthrehold swing (S) leading to faster switching. The higher capacitance per unit area of hBN allows us to
reduce the body factor significantly leading to almost ideal subthreshold slope in all the measured devices for over
four decades of drain current (Isd) as shown in Fig 1f.
III. Raman characterisation of MoS2 and graphene
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FIG. S1: Raman characterisation of MoS2 and graphene. (a) Raman spectra of MoS2 with characteristic in-plane E
2g
1
(386 cm−1) and out of plane A1g (404 cm−1) peaks. A difference in Raman shift of ≈ 18 cm−1 between these two
peaks indicates a single layer MoS2 flake. (b) Inset shows the Raman spectra of a graphene flake with a prominent G
(1586 cm−1) and 2D (2677 cm−1) peaks. A single Lorentzian fit (dashed line) to the 2D peak indicates single layer
graphene. Raman characterisation was performed using a 532 nm excitation laser.
IV. AFM characterisation of hBN
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FIG. S2: AFM characterisation of hBN flakes. (a) Atomic force micrograph of a typical hBN flake (top panel) with
the corresponding height measurement in the bottom panel. The height measurement has been preformed along the
white line ‘AB’ in the top panel. (b) An optical micrograph of the same hBN flake in subsection (a) in a trilayer stack
after transfer and (c) after electron beam lithography and metallization.
V. Spike Time Dependent Plasticity (STDP) Measurement
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FIG. S3: STDP measurement setup. Schematic of the measurement setup used for performing STDP measurements.
We map the time difference between the pre and post-synaptic pulse into a voltage value using mapping functions
demonstrated in the next section. This voltage value (Vpre) is fed into one of the inputs of a multiplexer while the other
is held at 0 V. The select line of the multiplexer is controlled by the post synaptic pulse with the output connected
to the Si++ gate. Whenever there is a pulse in the postsynaptic channel Vpre is applied at the gate terminal which is
otherwise held at zero. Hence, the timing of the post-synaptic pulse determines the value of the gate pulse (Vpre) and
consequently the change in channel conductance leading to a spike time dependent conductance change or plasticity.
VI. Mapping functions used in STDP
We perform the STDP measurements by simulating time difference between the pre and post-synaptic pulse as a
voltage value which is denoted by Vpre in Fig. S3 and is different for symmetric and asymmetric STDP. The timing
of the post synaptic pulse (select pin of multiplexer) determines the pulse height of the presynaptic pulse (Vpre) and
consequently the percentage change in conductance. The mapping function used in our measurements is listed below
Symmetric STDP
Vpre = α× tpre + β
α = 1 V/s
β = 5.1 V for tpre < 0 s
β = −6.1 V for tpre > 0 s
(3)
Asymmetric STDP
Vpre = α× tpre + β
α = 1 V/s for − 15 s < tpre ≤ −10 s and 0 s < tpre ≤ 10 s
α = −1 V/s for − 10 s < tpre ≤ 0 s and 10 s < tpre ≤ 15 s
β = 15 V for − 15 s < tpre ≤ −10 s and 10 s < tpre ≤ 15 s
β = −5 V for − 10 s < tpre ≤ 0 s and 0 s < tpre ≤ 10 s
(4)
VII. Sweep rate independence of hysteresis
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FIG. S4: Sweep rate dependence of hysteresis. Transfer characteristics of a typical device performed at different
sweeping rates of back gate voltage (Vg). A negligible change in the hysteresis window size with sweep rate indicates
the absence of slow defect based charge trapping processes in the MoS2 floating gate devices. The fluctuations in the
ON state current is likely due to random trapping de-trapping events in the hBN or MoS2 flake.
VIII. Potentiation and Depression in a two probe geometry
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FIG. S5: Synaptic Plasticity in two terminal geometry. Change in channel conductance for multiple potentiation (+
5.5 V)and depression (-5.5 V) pulses applied to the device in a two terminal geometry. Here the pulses are applied
to the drain contact and the corresponding change in conductance is measured. The readout voltage is set at Vsd =
2 V. Though we observe potentiation and depresssion as in the three terminal geometry, the energy dissipation per
pulse in this case is (≈ 47 mJ) which is excessive for neuromorphic application.
IX. Stability of different conductance states
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FIG. S6: Stability of different conductance states. Time series for drain current in the different conductance states
of the synaptic memory. The different states are accessible by applying a potentiation (-4 V) pulse. The right side
shows the spread of each state in the drain current spectrum as an area plot. Different colors represent the different
conductance states and are color matched with their respective time series. The peak heights are representative of the
contribution of a particular value of drain current to that conductance state. The conductance states are the same
ones depicted in Fig. 2b of the main text for drain bias of 0.1 V.
X. Paired - pulse facilitation (PPF)
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FIG. S7: Short-term synaptic plasticity. (a) Top panel depicts the pulses used for demonstrating PPF while the
bottom panel shows the sample response. The measurements are performed by varying the separation time (∆ t)
between the pulses and observing its effect on the post synaptic current due to the second pulse. In the current
device geometry, positive pulses are inhibitory pulses and hence, the post-synaptic current due to the second pulse is
always lower than the first one with a stronger inhibitory action being demonstrated for smaller values of ∆ t. This is
quantified by computing the PPF index which denotes the percentage change in the postsynaptic current due to the
second pulse and is given by, PPF index % = (ID2 − ID1)/ID1 %. Subsection b demonstrates the PPF index % as a
function of ∆ t. The PPF index is negative, indicating an inhibitory behaviour with an exponential decrease in the
inhibition strength with increasing ∆ t. The black dashed line is a double exponential fit to the experimental data
which is given by
PPF = −1− C1exp(−t
τ1
)− C2exp(−t
τ2
) (5)
where t is the time separation between the pulses, τ1 and τ2 are the relaxation times of the two decay phases while
C1 and C2 are the facilitation amplitudes of the respective phases. For this fitting we find, C1 = 9%, C2 = 8%, τ1 =
50 ms and τ2 = 1000 ms. The characteristic relaxation time for both phases compare well with previous reports of
two dimensional system based artificial synapses.[1]
1 C. S. Yang, D. S. Shang, N. Liu, G. Shi, X. Shen, R. C. Yu, Y. Q. Li, Y. Sun. Adv. Mater. 2017, 29, 27 1700906.
